


Meeting ADAS SoC Safety Design Challenges with Active Safety Features Built In to IP

Cadence



TSMC 2016
Open Innovation Platform®
Ecosystem Forum

ABSTRACT

The automotive industry is going through a fast-paced electronic revolution, driven by higher and higher demand of autonomous vehicles. New vehicles released to market today are already deploying 6-10 ADAS modules with various sensors capable of supporting high- automation levels defined by NHTSA. However, challenges remain to unleash the power of technology due to safety concerns. Due to high computation demand and support for multiple sensors, ADAS SoC is extremely complex to design and requires bleeding edge process nodes. Semiconductor vendors and Tier-1 suppliers developing ADAS ASICs must rely on IP suppliers to achieve silicon success. IPs designed using traditional safety methodology may achieve the goal of stringent level functional safety standards but are no longer sufficient to meet the real time safety decisions required in current and future ADAS SoCs. In order to design effective functional safety mechanism at SoC level, the internal logic of the ADAS optimized IPs need to incorporate additional functionalities to offload and also complement the complexities in the system design.

Cadence has been working with automotive semiconductor vendors and Tier-1 suppliers to ensure that IPs are meeting functional safety requirements defined by ISO26262 standard. In this process, we are also adding active functional safety mechanisms as differentiating features into the IPs. These features are documented in the functional safety manuals delivered to customers. They are also systematically analyzed in ISO26262 FMEDA report to quantify the effectiveness of the features in reducing undetectable failure rates. In this presentation, we will present the representative functional safety features that have been instrumented in various IPs, their impact to SoC level functional safety architecture, and the ISO26262 FMEDA evaluation process to quantify the effectiveness of these features.

Achieving physical device level reliability is crucial to ensure that the device doesn't enter random failure modes during the long operating life cycle. Cadence hard IPs are designed using the design rules and simulation models to match AEC-Q100 requirements. The IPs are going through AEC-Q100 testing using test chips to bring confidence to our customers the long term reliability of their products.

Meeting ADAS SoC Safety Design Challenges with Active Safety Features Built In to IP

Charles Qi, Sr. Design Engineering Architect
TSMC OIP
San Jose, California
September 2016

cadence®

Self-Driving Car: the **Vision** and the **Reality**

Poster at 2015 SAE Congress:
Future Self-Driving Car



100% machine-controlled,
no active driver

Tesla Model S Autopilot
Partial ADAS in Production




Over 130 million real road miles,
but fatal accident occurs...

2 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

Fully Autonomous Demands Very High Functional Safety Levels

LEVELS OF DRIVING
AUTOMATION AS DEFINED IN
SAE INTERNATIONAL
STANDARD J3016



The auto industry has passed Stages 0-2, moving aggressively to Stages 3-5

3 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

Trends in Safety Design for ADAS

Observations based on customer demands

Increased Safety Impact

- Safety is non-optional at levels 4-5 because machines are performing real-time vehicle control
- Safety failure results in fatalities, recalls, and lawsuits
- Vehicle must fail-operational or not fail

Increased System/SoC Complexity

- High-intelligence design with many vendor participation
- Multi-sensor, multi-processor operation
- Many I/O/network interfaces, memory hierarchies
- Complex interaction of hardware/software components

Safety Is Designed in Early


- No assurance of system safety with blackbox components designed without safety principles
- Localized failures non-detectable by high-level agents
- After-thought protection mechanisms are not fail-operational

4 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

Safety Design Challenges in Complex ADAS SoCs

Complex data flow, many failing points in ADAS chip-set



5 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

What Can Go Wrong? Failure Modes and Impacts


Where	What's wrong	Impact on System Safety Goals
Local camera/intf	CMOS sensor interface malfunction Image sensing stopped Noisy or distorted image frames Missing pixel/line/frames	Unable to detect road obstacles Unable to detect and recognize traffic signs Unable to detect driving path
Remote camera network	Faulty or interrupted image streams	Unable to detect road obstacles Unable to detect and recognize traffic signs Unable to detect driving path
In-car data network	Faulty communication of data or control	Incorrect or mistimed sensor fusion data or vehicle control data Incorrect or mistimed driving decision
DDR memory	Corruption of memory content	Corruption of code/operation parameters/image data result to incorrect driving decisions
DDR subsystem	Incorrect training or calibration Control state corruption Local buffer corruption Datapath data/address bus error	Corruption of code/operation parameters/image data result to incorrect driving decisions
Data transfer over PCI Express® (PCIe®) for CV processing	PCIe physical link error Incorrect Tx/Rx PCIe transactions Stuck or overflow/underflow Local buffer corruption Datapath data/address bus error	Incorrect or incomplete image data transfer Incorrect or incomplete computation control Incorrect or incomplete computation result transfer Result in false detection/mis-detection or lockup of operations
CV DSP/Hardware	Computation error in ADAS CV DSP processing	false detection/mis-detection or lockup of operations
Real-time CPU	Computation error in processor ADAS driving decision code execution due to processor internal state corruption	Incorrect driving decision Incorrect or untimely control command
Code/data flash	Corruption of ADAS application code or non-volatile data used for ADAS operations (e.g., CNN parameters)	Incorrect driving decision Incorrect or untimely control command Completely lockup or non-operational
Real-time control peripherals	Mal-function of control peripherals	Unable to issue control command Corrupted command/control data or incorrectly target recipient

6 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

Dissecting ISO 26262: Implications to IPs

Meant for achieving system-level safety




IPs are typically developed as safety element out of context (SEoC), however IP safety assurance and awareness impact overall system safety

7 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

Establish Formal Quality Flow and Checkpoints

Establish baseline QM process



8 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

Ensure Strict Testing and Release Criteria

Verification Metrics	Target
Regression	
Pass Rate	100%
Stability	5 regression runs in a row with 100% pass
Code Coverage (with waivers)	
Block	100%
Expression	100%
FSM – State	100%
FSM – Transition	100%
Toggle	100% (hierarchical port toggle)
Test Coverage	
Use cases/corner cases/stress cases	100%
Assertion Coverage	
Formal/dynamic assertions	100% (All checkers asserted and passed)
SVA/PSL wreal	100% (for DMS IP only)
Functional Coverage	
Interfaces	100% (UVC functional and checker coverage)
Module/IP features	100% (Functional coverage model for module/IP)
Real value models	100% (Functional coverage of RVM/DMS models)
Release Flow Metrics	
Target	
RTL code quality, LINT, CDC, etc.	No errors and all warnings/waivers reviewed and agreed.
CCD (SDC constraints quality)	No errors and any warnings are peer reviewed and approved prior to release.
RC (Synthesis)	Timing/Power/Area within desired range, log files peer reviewed and approved.
EDI (Place and Route)	Timing/Power/Area within desired range, log files peer reviewed and approved.
LEC (Equivalence Checking)	No errors and any warnings are peer reviewed and approved prior to release.
ATPG (Test coverage quality)	Test coverage figures for soft IP 100%, deviations to be reviewed and approved.
GLS (Gate Level Sims with SDF)	GLS test suite passing at all corners, timing violations reviewed and approved.
Release flow checklist	Review checklist 100% complete, deviations to be reviewed and approved.
GA Checklist Review	
Target	
GA Signoff Checklist review	GA checklist 100% complete, deviations to be reviewed and approved.

9 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

Ensure Quality via ISO 9001

Formal site evaluation




10 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

Quantifying Safety by ASIL Levels

Explain the assessment flow linking ASIL levels to failure analysis



11 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

A Close Look at FMEDA – Faults and Metrics

Impact of safety mechanism to failure mode classification

Safe fault (λ_s)			
→ Fault that leads to a safe condition or has no impact on the respective safety goal			
Detected multiple point fault ($\lambda_{MPF \text{ detected}}$)			
→ Detected multiple fault			
→ No safety goal violation			
Perceived multiple point fault ($\lambda_{MPF \text{ perc.}}$)			
→ Multiple fault detected by the driver			
→ No safety goal violation			
Single point fault (λ_{SPF})			
→ Undetected single fault			
→ Leads to safety goal violation - Fault Tolerance Time to be considered			
Residual fault (λ_{RF})			
→ Partially not detected single fault (due to diagnostic slip)			
→ Leads to safety goal violation - Fault Tolerance Time to be considered			
Latent multiple point fault ($\lambda_{MPF \text{ latent}}$)			
→ Undetected multiple fault			
→ Leads to safety goal violation in combination with another independent fault			

Faults in logic functions protected by safety mechanism can be re-classed from SPF to MPF

$$\text{Single Point Fault metric} = 1 - \frac{\sum (\lambda_{SPF} + \lambda_{RF})}{\sum \lambda_{\text{safety related HW elements}}}$$

$$\text{Latent Fault metric} = 1 - \frac{\sum (\lambda_{MPF \text{ Latent}})}{\sum (\lambda - \lambda_{SPF} - \lambda_{RF})}$$

Fault metric targets for latent multi point fault are much lower for ASIL levels

	ASIL B	ASIL C	ASIL D
Single Point Fault Metric (SPFM)	>= 90%	>= 97%	>= 99%
Latent Fault Metric (LFM)	>= 60%	>= 80%	>= 90%

ISO 26262-5, Table 4 + 5

12 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

A Close Look at FMEDA – Safety Goal Analysis

Determine probability of failures leading to safety goal violation


Step 1: nominal IC failure rate calculation according to IEC TR 62380 (2004-08)

MATHEMATICAL MODEL:

$$\lambda = \left[\lambda_1 \times N \times e^{-0.35w} + \lambda_2 \times \left(\frac{\sum_{i=1}^n (\tau_i) \times \tau_i}{\tau_{em} + \tau_{off}} \right) + 2.75 \times 10^{-3} \times \pi_a \times \left(\sum_{i=1}^n (\tau_i) \times (\Delta T_i)^{0.68} \right) \times \lambda_3 + \left(\pi_f \times \lambda_{EOS} \right) \times 10^{-9} / h \right]$$

λ_1 : total transistor count
 a : years in operation
 λ_1 : per transistor failure rate
 λ : FIT for entire IP

Step 2: Compute HW fault metric based on failure distribution and diagnostic coverage



13 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

Active Safety Mechanisms Under Consideration

A summary of effective hardware safety mechanisms

Memory Protection

- ECC for RAM
 - 1-bit correction
 - 2-bit detection
- Parity for RAM/flash
- Checksum for ROM

State Protection

- Parity for CSRs
- Redundancy for CSRs
- Redundancy for FSM state encoding
- Illegal

Datapath Protection

- Data bus ECC
- Data bus parity
- Address bus parity
- FIFO overflow underflow
- Anti-lockup watchdog

Communication Protection

- PHY layer BER checking
- Error correction coding
- Link layer CRC/FCS
- Transaction layer CRC
- Header CRC/checksum
- Illegal format detection

BIST

- Memory BIST
- Logic BIST
- PRBS and loopback
- Known answer test

Electrical Reliability

- Analog operating point calibration
- BER calibration
- Timing calibration and training
- Voltage, temperature monitor

Failure Notification

- Failure notification pin
- Failure notification interrupt
- Failure status CSR and event logging counters


Failure Recovery

- SW/HW reset
- SW/HW initiated recalibration
- Self correction through error correction code
- Self correction through counters

14 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence


Active Safety Features in Vision DSP Processor



15 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence


Active Safety Features in Auto Ethernet MAC IP



16 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence


Active Safety Features in PCIe Controller IP



17 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

Active Safety Features in DDR Controller IP




18 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

Achieving Proof of Compliance with IP Collaterals

- IPs are developed as SEooC
 - Developed before final requirements are known
 - Evaluation will be to ASIL B level typical
- Cadence provides the documentation needed for our customers (and their customers) to meet their ISO 26262 design targets
- Automotive Safety Integrity Level (ASIL) compliance
 - Quality management process/certification
 - Safety manual for SEooC
 - Safety features description
 - Failure mode effect and diagnostic analysis
 - *Tools confidence level for C compiler (Cadence® Tensilica® DSP)*



19 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

Mitigate Device Failure with AEC-Q100 Qualification

Conducted using IP test chips for hard IPs @ Grade 2

	Standard Requirements	Cadence IP Testing	
Accelerated Life Sim B.ELFR	AEC-Q100-008A • Grade 2: 48 hours at 105°C or 24 hours at 125°C Sample size: 3 lots, 800 parts per lot	Stress temperature: 125° C B-I oven Duration: 2000 hours with 48, 168, 500 and 1000 hour readout Sample size: 80 devices of even mix of 5 corners Test conducted at typical voltage and 125°C	✓
Accelerated Life Sim B.HTOL	AEC-Q100 Based on JEDEC JESD22-A108 • Grade 2: +105°C Ta for 1000 hours Sample size: 3 lots, 77 parts per lot		✓
ESD E.HBM	AEC-Q100-002E Based on ANSI/ESDA/JEDEC JS-001 Classification 2 or better Conducted at 500V, 1000V and 2000V	ESD HBM testing conducted according to ANSI/ESDA/JEDEC JS-001-2012 for 4 parts at 2000V	✓
ESD E.CDM	AEC-Q100-011C1 Based on ANSI/ESD S5.3.1-2009, Classification C4B or better Sample size = (# of 250V steps) x 3	ESD CDM testing conducted according to EIA/JESD22-C101_E for 4 parts at +/- 600V, +/- 650V and +/- 750V	✓
Latch-up E.LU	AEC-Q004D Based on JEDEC JESD78 Sample size: 6 parts from 1 lot	conducted according to JESD78 for negative/positive current and over voltage testing on 6 parts	✓
Characterization E.CHAR	AEC-Q003A provides general guideline that CHAR plan should cover PPM target, corner lots, same sizes, etc.	Multiple skew corners Multiple devices per corner Cold, ambient and hot temperature Supply: (LV, TV, HV)	✓

20 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

Summary

Significantly increased safety requirements on IP

- Complexity of devices in ADAS are increasing
- Customer liability is increasing due to fully autonomous vehicle
- Safety needs to be considered early in IP development

Safety mechanism eases meeting ASIL requirements

- Provides redundancy on failure detection
- Changes failure category from SPF to MPF in FMEDA analysis
- Reduces fault metric target per ASIL level

IP active safety mechanism ensures effective SoC level safety

- Failures can be detected with high coverage and low latency
- Easy to implement localized diagnostics and recovery
- Sensible active safety features in IP reduce SoC level safety design effort

The Cadence logo, featuring the word "cadence" in a lowercase, sans-serif font. A small red horizontal bar is positioned above the letter "a". A registered trademark symbol (®) is located to the upper right of the word.